

# **APPLICATION FOR UNITED STATES PATENT**

in the name of

**John K. Walton  
Ofer Porat  
Christopher S. MacLellan  
Daniel Castel  
Kendell A. Chilton  
Brian K. Campbell  
Gregory S. Robidoux  
and  
Brian D. Magnuson**

**For**

**SYSTEM HAVING BACKPLANE PERFORMANCE  
CAPABILITY SELECTION LOGIC**

**ATTORNEY DOCKET: EMC2-143PUS  
(EMC-03-030)**

**DATE OF DEPOSIT:**

6/26/03

**EXPRESS MAIL NO.:**

**EU**

940038247

**US**

# SYSTEM HAVING BACKPLANE PERFORMANCE CAPABILITY SELECTION LOGIC

## INCORPORATION BY REFERENCE

[0001] This application incorporates by reference, in their entirety, the following co-pending patent applications all assigned to the same assignee as the present invention:

<u>INVENTORS</u>	<u>FILING DATE</u>	<u>SERIAL NO.</u>	<u>TITLE</u>
Yuval Ofek et al.	March 31, 2000	09/540,828	Data Storage System Having Separate Data Transfer Section And Message Network
Paul C. Wilson et al.	June 29, 2000	09/606,730	Data Storage System Having Point-To-Point Configuration
John K. Walton et al.	January 22, 2002	10/054,241	Data Storage System (Divisional of 09/223,519 filed 12/30/1998)
Christopher S. MacLellan et al.	December 21, 2000	09/745,859	Data Storage System Having Plural Fault Domains
John K. Walton	May 17, 2001	09/859,659	Data Storage System Having No-Operation Command
Offer Porat et al	March 31, 2003	10/403,262	Data Storage System

5

## TECHNICAL FIELD

[0002] This invention relates generally to data storage system, and more particularly to data storage systems having director boards and memory boards interconnected through a backplane and for enabling such director boards and memory boards to operate under compatible conditions

10

## BACKGROUND

[0003] As is known in the art, large host computers and servers (collectively referred to herein as "host computer/servers") require large capacity data storage systems. These large computer/servers generally include data processors which perform many operations on data introduced to the host computer/server through peripherals including the data storage system. The results of these operations are output to peripherals, including the storage system.

15

[0004] One type of data storage system is a magnetic disk storage system. Here a bank of disk drives and the host computer/server are coupled together through an interface. The interface includes "front end" or host computer/server controllers (or directors) and "back-end"

or disk controllers (or directors). The interface operates the controllers (or directors) in such a way that they are transparent to the host computer/server. That is, data is stored in, and retrieved from, the bank of disk drives in such a way that the host computer/server merely thinks it is operating with its own local disk drive. One such system is described in U.S. Patent  
5 5,206,939, entitled "System and Method for Disk Mapping and Data Retrieval", inventors Moshe Yanai, Natan Vishlitzky, Bruno Alterescu and Daniel Castel, issued April 27, 1993, and assigned to the same assignee as the present invention.

[0005] As described in such U.S. Patent, the interface may also include, in addition to the host computer/server controllers (or directors) and disk controllers (sometimes also referred  
10 to as directors), addressable cache memories. The cache memory is a semiconductor memory and is provided to rapidly store data from the host computer/server before storage in the disk drives, and, on the other hand, store data from the disk drives prior to being sent to the host computer/server. The cache memory being a semiconductor memory, as distinguished from a magnetic memory as in the case of the disk drives, is much faster than the disk drives in reading  
15 and writing data.

[0006] The host computer/server controllers, disk controllers and cache memory are interconnected through a backplane printed circuit board (i.e., backplane). More particularly, disk controllers are mounted on disk controller printed circuit boards. The host computer/server controllers are mounted on host computer/server controller printed circuit boards. And, cache  
20 memories are mounted on cache memory printed circuit boards. The disk directors, host computer/server directors, and cache memory printed circuit boards plug into the backplane.

[0007] As is also known in the art, the directors and the memories must operate under compatible conditions, such as, for example, speed, operating protocol, etc. Thus, for example, while the interface is designed to operate at a particular speed, such as for example,  
25 1.25Gbit/seconds, it is also expected that enhancements in technology will quickly push this interface speed to say, for example, 2.5Gbits/second and beyond. Since all director-memory interfaces must operate at the same speed within the system, in the past it has been necessary to the memory board and the director board to maintain speed compatibility.

## SUMMARY

[0008] In accordance with the present invention, a system is provided having a  
30 plurality of printed circuit boards each one having an electrical component thereon. A

backplane carries a signal indicative a computable performance characteristic of the electrical components on the plurality of printed circuit boards plugged into such backplane. The performance characteristic may be, for example component speed, operating protocol, etc.

5 [0009] In accordance with the present invention, a system is provided having a plurality of printed circuit boards each one having an electrical component thereon. A backplane carries a signal indicative of the highest rate compatible with the speed capability of the electrical components on the plurality of printed circuit boards plugged into such backplane.

10 [0010] In accordance with another feature of the invention, a method is provided for operating a system. The method includes providing a backplane system having: a plurality of printed circuit boards each one having an electrical component thereon; and a backplane for carrying a signal indicative of a performance characteristic, such as operating speed or protocol, incompatibility of the electrical components. The method interrupts start-up of the system upon detection of such incompatibility.

15 [0011] In accordance with still another feature of the invention, a method is provided for operating a system. The method includes providing a backplane system. The backplane system comprises a plurality of printed circuit boards each one having an electrical component thereon plugged into a backplane for producing a signal indicative of a speed compatibility of the electrical components. Upon plugging an additional printed circuit  
20 board having an electrical component thereon with a performance incompatible with the speed of the electrical components on the plurality of printed circuit boards into the backplane, the electrical component on such additional printed circuit inhibits electrically coupling the electrical component on the additional printed circuit board from the electrical components of the plurality of printed circuit boards.

25 [0012] In accordance with yet another feature of the invention, a system is provided having a backplane, such backplane having a plurality of conductors. The system includes a first plurality of printed circuit boards plugged into the backplane. Each one of the first printed circuit boards has a plurality of electrical contacts. Each one of the electrical contacts provides an indication of an operating incapability of an electrical component on such one of  
30 the printed circuit boards. Each one of such electrical contacts is electrically connected to a corresponding one of the plurality of conductors of the backplane. The system includes circuitry connected to the plurality of conductors for converting the operating incapability

indications provided by the plurality of printed circuit boards into logic signals. A second plurality of printed circuit boards is plugged into the backplane. Each one of the second plurality of printed circuit boards has a decoder responsive to the logic signals on the plurality of conductors for selecting an operating characteristic for an electrical component on the second plurality of printed circuit boards. The selected operating characteristic is a characteristic that is compatible with operating characteristics of the electrical components on the first plurality of printed circuit boards. The operating characteristic may be, for example, operating speed, protocol, etc.

[0013] In one embodiment, the decoders select the highest operating speed compatible with the speed capability of the electrical components on the plurality of first printed circuit boards.

[0014] In one embodiment, the system includes circuitry connected to the plurality of conductors for converting the operating speed incapability indications provided by the plurality of printed circuit boards into logic signals. Each one of the second plurality of printed circuit boards includes: an electrical component; a source of a plurality of clock signals, each one of the plurality of clock signals having a different rate; and a decoder for coupling one of the plurality of clock signals to the electrical component on such one of the second plurality of printed circuit boards selectively in accordance with the provided logic signals. The decoders couple to the electrical components thereon the one of the plurality of clock signals having a rate compatible with operating speeds of the electrical components on the first plurality of printed circuit boards.

[0015] In one embodiment, the circuitry provides a wired-NOR configuration.

[0016] In one embodiment, each one of the plurality of contacts is connected to ground potential when such contact provides an indication of operating speed incapability; otherwise such contact is open circuited.

[0017] In one embodiment, the decoders select as the operating speed, a speed compatible with operating speeds of the electrical components on the first plurality of printed circuit boards the one of the plurality of clock signals having the highest operating speed compatible with the speed capability of the electrical components on the plurality of first printed circuit boards.

[0018] In one embodiment, the system includes a plurality of resistors, each one connected between a corresponding one of the plurality of conductors and a voltage source.

[0019] The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.

## DESCRIPTION OF DRAWINGS

5 [0020] These and other features of the invention will become more readily apparent from the following detailed description when read together with the accompanying drawings, in which:

[0021] FIG. 1 is a block diagram of a data storage system according to the invention;

[0022] FIG. 2 is a sketch of an electrical cabinet storing a system interface used in the  
10 data storage system of FIG. 1;

[0023] FIG. 3 is a diagrammatical, isometric sketch showing printed circuit boards providing the system interface of the data storage system of FIG. 1;

[0024] FIG. 4 is a block diagram of the system interface used in the data storage system of FIG. 1;

15 [0025] FIG. 5 is a diagram of a system according to the invention, such system having an arrangement of memory boards and director boards in one of a plurality of different operational speed configurations;

[0026] FIG. 6 is a diagram of a system according to the invention, such system having an arrangement of memory boards and director boards in a different one of a plurality of  
20 different operational speed configurations;

[0027] FIG. 7 is a diagram of a system according to the invention, such system having an arrangement of memory boards and director boards in still a different one of a plurality of different operational speed configurations;

[0028] FIG. 8 is a diagram of a system according to the invention, such system having  
25 an arrangement of memory boards and director boards in an illegal operational speed configuration at start-up;

[0029] FIG. 9 is a diagram of a system according to the invention, such system having an arrangement of memory boards and director boards in an operational speed configuration with a newly added memory board having incompatible speed with the operating system;

30 [0030] FIG. 10 is a flow diagram of the system according to the invention; and

[0031] FIG. 11 is a block diagram of a system according to the invention where all memory boards are able to operate at both a high speed and a low speed but where a director board can't run at a high speed; and.

[0032] Like reference symbols in the various drawings indicate like elements.

## DETAILED DESCRIPTION

[0033] Referring now to FIG. 1, a data storage system 100 is shown for transferring data between a host computer/server 120 and a bank of disk drives 140 through a system interface 160. The system interface 160 includes: a plurality of, here 32 front-end directors 180<sub>1</sub>-180<sub>32</sub> coupled to the host computer/server 120 via ports 123<sub>1</sub>-123<sub>32</sub>; a plurality of back-end directors 200<sub>1</sub>-200<sub>32</sub> coupled to the bank of disk drives 140 via ports 123<sub>33</sub>-123<sub>64</sub>; a data transfer section 240, having a global cache memory 220, coupled to the plurality of front-end directors 180<sub>1</sub>-180<sub>16</sub> and the back-end directors 200<sub>1</sub>-200<sub>16</sub>; and a messaging network 260, operative independently of the data transfer section 240, coupled to the plurality of front-end directors 180<sub>1</sub>-180<sub>32</sub> and the plurality of back-end directors 200<sub>1</sub>-200<sub>32</sub>, as shown. The front-end and back-end directors 180<sub>1</sub>-180<sub>32</sub>, 200<sub>1</sub>-200<sub>32</sub> are functionally similar and include a microprocessor ( $\mu$ P) 299 (i.e., a central processing unit (CPU) and RAM), a message engine/CPU controller 314 and a data pipe 316, described in detail in the co-pending patent applications referred to above. Suffice it to say here, however, that the front-end and back-end directors 180<sub>1</sub>-180<sub>32</sub>, 200<sub>1</sub>-200<sub>32</sub> control data transfer between the host computer/server 120 and the bank of disk drives 140 in response to messages passing between the directors 180<sub>1</sub>-180<sub>32</sub>, 200<sub>1</sub>-200<sub>32</sub> through the messaging network 260. The messages facilitate the data transfer between host computer/server 120 and the bank of disk drives 140 with such data passing through the global cache memory 220 via the data transfer section 240.

[0034] It is noted that in the host computer 120, each one of the host computer processors 121<sub>1</sub>-121<sub>32</sub> is coupled to here a pair (but not limited to a pair) of the front-end directors 180<sub>1</sub>-180<sub>32</sub>, to provide redundancy in the event of a failure in one of the front end-directors 181<sub>1</sub>-181<sub>32</sub> coupled thereto. Likewise, the bank of disk drives 140 has a plurality of, here 32, disk drives 141<sub>1</sub>-141<sub>32</sub>, each disk drive 141<sub>1</sub>-141<sub>32</sub> being coupled to here a pair (but not limited to a pair) of the back-end directors 200<sub>1</sub>-200<sub>32</sub>, to provide redundancy in the event of a failure in one of the back-end directors 200<sub>1</sub>-200<sub>32</sub> coupled thereto). Thus, front-end director pairs 180<sub>1</sub>, 180<sub>2</sub>; ... 180<sub>31</sub>, 180<sub>32</sub> are coupled to processor pairs 121<sub>1</sub>, 121<sub>2</sub>; ... 121<sub>31</sub>,

121<sub>32</sub>, respectively, as shown. Likewise, back-end director pairs 200<sub>1</sub>, 200<sub>2</sub>; ... 200<sub>31</sub>, 200<sub>32</sub> are coupled to disk drive pairs 141<sub>1</sub>, 141<sub>2</sub>; ... 141<sub>31</sub>, 141<sub>32</sub>, respectively, as shown.

[0035] Referring now to FIGS. 2, and 3, the system interface 160 is shown to include an electrical cabinet 300 having stored therein: a plurality of, here eight front-end director boards 190<sub>1</sub>-190<sub>8</sub>, each one having here four of the front-end directors 180<sub>1</sub>-180<sub>32</sub>; a plurality of, here eight back-end director boards 210<sub>1</sub>-210<sub>8</sub>, each one having here four of the back-end directors 200<sub>1</sub>-200<sub>32</sub>; and a plurality of, here eight, memory boards M0- M7 which together make up the global cache memory 220. These boards plug into the front side of a backplane 302 (FIG. 3) (It is noted that the backplane 302 is a mid-plane printed circuit board).

Plugged into the backside of the backplane 302 are message network boards which together make up the message network 260 as described in the co-pending patent applications referred to above. The backside of the backplane 302 has plugged into it adapter boards, not shown in FIGS. 2-4, which couple the boards plugged into the back-side of the backplane 302 with the computer 120 and the bank of disk drives 140 as shown in FIG. 1.

[0036] That is, referring again briefly to FIG. 1, an I/O adapter, not shown, is coupled between each one of the front-end (FE) directors 180<sub>1</sub>-180<sub>32</sub> and the host computer 120 and an I/O adapter, not shown, is coupled between each one of the back-end (BE) directors 200<sub>1</sub>-200<sub>32</sub> and the bank of disk drives 140.

[0037] Referring now to FIG. 4, and as described in more in the co-pending patent applications referred to above, each one of the director boards 190<sub>1</sub>-210<sub>8</sub> includes, as noted above four of the directors 180<sub>1</sub>-180<sub>32</sub>, 200<sub>1</sub>-200<sub>32</sub> (FIG. 1). It is noted that the director boards 190<sub>1</sub>-190<sub>8</sub> having four front-end directors per board, 180<sub>1</sub>-180<sub>32</sub> are referred to as front-end directors and the director boards 210<sub>1</sub>-210<sub>8</sub> having four back-end directors per board, 200<sub>1</sub>-200<sub>32</sub> are referred to as back-end directors. Each one of the directors 180<sub>1</sub>-180<sub>32</sub>, 200<sub>1</sub>-200<sub>32</sub> includes the microprocessor 299 referred to above, the message engine/CPU controller 314, and the data pipe 316 shown in FIG. 1.

[0038] The front-end director boards have ports 123<sub>1</sub>-123<sub>32</sub>, as shown in FIG. 1, coupled to the processors 121<sub>1</sub>-121<sub>32</sub>, as shown. The back-end director boards have ports 123<sub>33</sub>-123<sub>64</sub>, as shown in FIG. 2, coupled to the disk drives 141<sub>1</sub>-141<sub>32</sub>, as shown.

[0039] Each one of the director boards 190<sub>1</sub>-210<sub>8</sub> includes a crossbar switch 318 as shown in FIG. 4. The crossbar switch 318 has eight input/output ports C<sub>1</sub>-C<sub>8</sub>, each one being coupled to the data pipe 316 (FIG. 1) of a corresponding one of the four directors 180<sub>1</sub>-180<sub>32</sub>,



200<sub>1</sub>-200<sub>32</sub> on the director board 190<sub>1</sub>-210<sub>8</sub>. The crossbar switch 318 has eight output/input ports collectively identified in FIG. 4 by numerical designation 321 (which plug into the backplane 302). The crossbar switch 318 on the front-end director boards 191<sub>1</sub>-191<sub>8</sub> is used for coupling the data pipe 316 of a selected one of the four front-end directors 180<sub>1</sub>-180<sub>32</sub> on the front-end director board 190<sub>1</sub>-190<sub>8</sub> to the global cache memory 220 via the backplane 302 and I/O adapter, not shown. The crossbar switch 318 on the back-end director boards 210<sub>1</sub>-210<sub>8</sub> is used for coupling the data pipe 316 of a selected one of the four back-end directors 200<sub>1</sub>-200<sub>32</sub> on the back-end director board 210<sub>1</sub>-210<sub>8</sub> to the global cache memory 220 via the backplane 302 and I/O adapter, not shown. Thus, referring to FIG. 1, the data pipe 316 in the front-end directors 180<sub>1</sub>-180<sub>32</sub> couples data between the host computer 120 and the global cache memory 220 while the data pipe 316 in the back-end directors 200<sub>1</sub>-200<sub>32</sub> couples data between the bank of disk drives 140 and the global cache memory 220. It is noted that there are separate point-to-point data paths PTH<sub>1</sub>-PTH<sub>64</sub> (FIG. 1) between each one of the directors 180<sub>1</sub>-180<sub>32</sub>, 200<sub>1</sub>-200<sub>32</sub> and the global cache memory 220. It is also noted that the backplane 302 is a passive backplane because it is made up of only etched conductors on one or more layers of a printed circuit board. That is, the backplane 302 does not have any active components.

[0040] Further, as described in the co-pending patent applications referred to above, crossbar switch 320 (FIG. 4) plugs into the backplane 302 and is used for coupling to the directors to the message network 260 (FIG. 1) through the backplane.

[0041] Referring now to FIG. 5, the backplane 12 is shown in more detail to also include a pair of conductors 14, 16. (i.e., buses 14, 16) For reasons to become apparent hereinafter conductor 14 is referred to as a "NOT SLOW BUS" and bus 16 is referred to as a "NOT FAST BUS".

[0042] A pair of resistors 18, 20 is provided. Each one of the resistors 18, 20 is a pull-up resistor connected between a corresponding one of the plurality of conductors 14, 16, respectively as shown, and a voltage source, here a +V source, as indicated.

[0043] The system 10 includes a first plurality of printed circuit boards 22<sub>1</sub> - 22<sub>n</sub>, here such first plurality of printed circuit boards 22<sub>1</sub> - 22<sub>n</sub>, being memory boards, plugged into the backplane 12. (It is noted that the memory 22<sub>1</sub> - 22<sub>n</sub> shown in FIG. 5 correspond to the memory boards M0-M7 shown in FIG. 4). Each one of the first printed circuit boards 22<sub>1</sub> - 22<sub>n</sub>, has a plurality of, here a pair of, electrical contacts, NF (NOT FAST) and NS (NOT

SLOW), respectively. Each one of the electrical contacts, NF (NOT FAST) and NS (NOT SLOW), is connected to a corresponding one of the plurality of conductors, or buses 14, 16, respectively, as shown. Each one of the contacts, NF (NOT FAST) and NS (NOT SLOW), is connected to either ground (here a logic 0) or to an open circuit (here a logic 1). A

5 connection to ground provides an indication of a predetermined operating condition, here for example, operating speed incapability of an electrical component, here a memory array 26, on such one of the first printed circuit boards.

[0044] More particularly, each one of the memory boards  $22_1$ - $22_n$  includes a memory array 26 having a plurality of ports coupled to ports of the memory board through a  
10 corresponding one of a plurality of gates G, as shown. Each one of the memory boards  $22_1$ - $22_n$  also includes a decoder 30 having a pair of inputs connected the pair of electrical contacts NF, NS, as shown. As will be described in more detail below, if the logic state of the signals on both NF and NS are logic 0, the decoder produces a logic 1 output to open the gates G, corresponding to the switches 406X, 406Y in FIG. 4) and thereby electrically decouple the  
15 memory array from the memory board ports. More particularly, the backplane conductors 14, 16 are wired-NOR with the memory boards. That is, if any one of the contacts NF of the plurality of memory boards is connected to ground, the NOT FAST bus 16 is at ground, here a logic 0 state; otherwise, (i.e., if all contacts NF are connected to an open circuit, the NOT FAST bus 16 is at +V, here a logic 1 state). The contact NF of any one of the memory  
20 boards is connected to ground only if that memory board is not able to run at a fast speed, here, for example, 2.5Gbits/second; otherwise is in connected to an open circuit. Thus, in the example shown in FIG. 5, all of the memory boards have the NF contacts thereof connected to ground. Therefore, a logic 0 is produced on the NOT FAST bus 16 (it being understood that even if only one of the memory boards had the NF contact thereof connected to ground  
25 the NOT FAST bus would have been at a logic 0 (i.e., ground) condition).

[0045] In like manner, if any one of the contacts NS of the plurality of memory boards is connected to ground, the NOT SLOW bus 14 is at ground, here a logic 0 state; otherwise, (i.e., if all contacts NS are connected to an open circuit, the NOT SLOW bus 14 is at +V, here a logic 1 state). The contact NS of any one of the memory boards is connected to  
30 ground only if that memory board is not able to run at a fast speed, here, for example, 2.5Gbits/second; otherwise is in connected to an open circuit. Thus, in the example shown in FIG. 5, all of the memory boards have the NS contacts connected to an open circuit.

Therefore, a logic 1 is produced on the NOT SLOW bus 14 (it being understood that even if only one of the memory boards had the NS contact thereof connected to ground the NOT SLOW bus would have been at a logic 0 (i.e., ground) condition).

5 [0046] Thus the backplane carries a signal indicative of the computable performance characteristic of the electrical components on the plurality of printed circuit boards plugged into such backplane. The performance characteristic may be, for example, component speed, operating protocol, etc. Here, the backplane conductors 14, 16 provide speed compatible information as follows:

	LOGIC STATE NOT SLOW BUS 14	LOGIC STATE FAST BUS 16
AT LEAST ONE MEMORY BOARD CAN'T RUN FAST	1	0
ALL MEMORY BOARDS CAN RUN EITHER FAST OR SLOW	1	1
AT LEAST ONE MEMORY BOARD CAN'T RUN SLOW	0	1
AT LEAST ONE MEMORY BOARD CAN'T RUN FAST AND AT LEAST ONE MEMORY BOARD CAN'T RUN SLOW (ILLEGAL)	0	0

10

[0047] The system 10 also includes a second plurality of printed circuit boards 24<sub>1</sub> - 24<sub>M</sub> plugged into the backplane 12. Here, each one of the second plurality of printed circuit boards 24<sub>1</sub> - 24<sub>M</sub>, is a director board and includes electrical components, here  
 15 serializer/deserializers (SERDES) and associated logic processors (collectively referred to as serdes sd1-sd8) operative in response to clock signals fed thereto by a selector 44. (It is noted that the director boards 24<sub>1</sub> - 24<sub>M</sub> correspond to the front end and back end director boards 190<sub>1</sub>-190<sub>8</sub>, 210<sub>1</sub>-210<sub>8</sub>, shown in FIG. 4.) It is also noted that each one of the serdes

sd1-sd-8 is enabled or disabled selectively in response to a logic signal fed thereto by the decoder 54 on lines EM1-EN8, respectively, as shown.

[0048] A source 50 of clock signals is fed to the selector 44 directly (i.e., at the 0 input port thereof) and to a 1 input port thereof through a divide by 2 network 52. The clock pulses fed to port 1 of selector 44 has a rate half that of the rate of the clock pulses fed to the 0 port of selector 40. The decoder 54 has the inputs thereof coupled to the buses 14, 16 as shown. When the output of decoder 54 produces a logic 0, the selector 44 couples the clock pulses produced by the clock 50 to the clock input CK of serdes sd1-sd8 thereof 40 and such serdes and associated logic operates at the rate of the clock pulses produced by clock 50. On the other hand, if the decoder 54 produces a logic 1 output, the selector 44 couples the half rate pulses at input 1 of selectors 44 to the CK terminal of the serdes sd1-sd8 and such serdes sd1-sd8 operate at this lower rate.

[0049] Thus, the decoder 54 couples one of the two clock signals to the electrical component 54 on such one of the second plurality of printed circuit boards selectively in accordance with the provided logic states on buses 14, 16.

[0050] The decoders 54 of the second plurality of printed circuit boards 24<sub>1</sub>-24<sub>M</sub> couple to the electrical components, here the serdes sd1-sd8 on the one of the plurality of clock signals having a rate compatible with operating speeds of the electrical components, i.e. memory arrays 26, on the first plurality of printed circuit boards, i.e., memory boards 22<sub>1</sub>-22<sub>n</sub>. (It is noted, for reasons to become apparent in connection with FIG. 9, that when speed compatibility is possible, all serdes sd1-sd8 are enabled by enable signals produced by the decoder on lines EN1-EN8. If a speed incompatible condition results from insertion of a memory board which does not operate at a compatible speed, the one of the serdes sd1-sd8 coupled to the newly inserted memory board is disabled.)

[0051] Thus, the decoder 54 provides the following output logic in accordance with the speed compatibility information provided by the NOT SLOW BUS 14 and the NOT FAST BUS 16:

	LOGIC STATE NOT SLOW BUS 14	LOGIC STATE NOT FAST BUS 16	LOGIC OUTPUT STATE DECODER 54
AT LEAST ONE MEMORY BOARD CAN'T RUN FAST	1	0	1  (LOW SPEED CLOCK IS FED TO SERDES AND ASSOCIATED LOGIC 40)
ALL MEMORY BOARDS CAN RUN EITHER FAST OR SLOW	1	1	0  (HIGH SPEED CLOCK IS FED TO SERDES AND ASSOCIATED LOGIC 40)
AT LEAST ONE MEMORY BOARD CAN'T RUN SLOW	0	1	0  (HIGH SPEED CLOCK IS FED TO SERDES AND ASSOCIATED LOGIC 40)
AT LEAST ONE MEMORY BOARD CAN'T RUN FAST AND AT LEAST ONE MEMORY BOARD CAN'T RUN SLOW (ILLEGAL)	0	0	1  ILLEGAL CONDITION (SEE FIG. 10)

[0052] More particularly, in the example shown in FIG. 5, here the memory boards 22<sub>1</sub>-22<sub>n</sub> are not able to operate at a fast rate. This condition is on the busses 14, 16 as a logic 01 signal. This logic 01 signal is decoded by the decoders 54 all director boards 24<sub>1</sub>-24<sub>M</sub> so that that the decoders 54 on all director boards 24<sub>1</sub>-24<sub>M</sub> produce a logic 1 signal for the selectors 44 of all director boards 24<sub>1</sub>-24<sub>M</sub>. Thus, all director boards 24<sub>1</sub>-24<sub>M</sub> operate with the clock pulses produced by the divide by 2 network 52. Thus, decoders 54 select as the rate for the SERDES and Associated Logic 40, a rate compatible with operating speeds of the

electrical components, i.e., memory arrays 26, on the first plurality of printed circuit boards 22<sub>1</sub>-22<sub>n</sub>, such selected rate being the highest rate compatible with the speed capability of the electrical components, i.e., memory arrays 26, on the plurality of first printed circuit boards 22<sub>1</sub>-22<sub>n</sub>. Here fastest compatible rate is 1.25 Gbits/second.

5 [0053] Referring now to FIG. 6, an example is shown where one of the memory boards 22<sub>0</sub>-22<sub>n</sub>, here memory board 22<sub>2</sub> can't run slow (i.e., can only operate at the faster, here 2.5Gbits/second rate) while all other memory boards can run fast or slow. Thus, in the example, the NS contact of the memory board 22<sub>2</sub> is connected to ground while the NS contacts of all other memory boards are connected to open circuits. Thus, the CAN'T RUN  
10 SLOW bus 16 is at ground, here a logic 0 state. The NF contacts of all memory boards 22<sub>0</sub>-22<sub>n</sub> are also connected to an open circuit so that the NOT FAST bus is at +V, i.e., a logic 1 state. Thus, the decoders 54 on all director boards 24<sub>1</sub>-24<sub>M</sub> have a logic 01 input and in response thereto produce a logic 0 output. The logic 0 output results in coupling the clock pulses on terminal 0 of selectors 44 though such selectors 40 to the CK terminal of  
15 processors 40 of all director boards 24<sub>1</sub>-24<sub>M</sub>. Thus, all SERDES and Associated Logicprocessors 40 operate at the higher rate, here 2.5 Gbits per second.

[0054] Referring now to FIG. 7, an example is shown where all of the memory boards 22<sub>1</sub>-22<sub>n</sub>, can run either fast or slow. Thus, in the example, the NF contact of all the memory boards 22<sub>1</sub>-22<sub>n</sub> are connected to an open circuit. Thus, the NOT FAST bus 16 is at  
20 +V, here a logic 1 state. The NS contacts of all memory boards 22<sub>1</sub>-22<sub>n</sub> are also connected to an open circuit so that the NOT SLOW bus is at +V, i.e., a logic 1 state. Thus, the decoders 54 on all director boards 24<sub>1</sub>-24<sub>M</sub> have a logic 11 input and in response thereto produce a logic 0 output. The logic 0 output results in coupling the clock pulses on terminal 0 of selectors 44 though such selectors 40 to the CK terminal of processors 40 of all director  
25 boards 24<sub>1</sub>-24<sub>M</sub>. Thus, all SERDES and Associated Logicprocessors 40 operate at the higher rate, here 2.5 Gbits per second.

[0055] Referring now to FIG. 8, an example is shown at least one of the memory boards 22<sub>1</sub>-22<sub>n</sub>, here memory board 22<sub>1</sub> can't run fast and at least one other one of the memory boards, 22<sub>1</sub>-22<sub>n</sub>, here memory board 22<sub>2</sub> can't run slow. Thus, in the example, the  
30 NF contact of memory board 22<sub>1</sub> is connected to ground resulting in the NOT FAST bus 20 being at ground, i.e., a logic 0 state. Further, the NS contact of memory board 22<sub>2</sub> is also connected to ground so that the NOT SLOW bus is also at ground, i.e., a logic 0 state. As a

result an illegal condition exists; i.e., the memory boards operate at incompatible rates. If such condition is detected at start-up, as shown in FIG. 10, the system will send an error message to the system user. If, however, the system is running with all memory boards which are not able to operate at a fast rate and then a memory board, such as memory board 22<sub>n+1</sub> is added, (which is not able to operate at a slow rate) as shown in FIG. 9. Further, the newly added memory board 22<sub>n+1</sub>, in response to the 10 logic state on buses 14, 16 causes decoder 54 to send an interrupt to the software and the ports to the newly added memory board 22<sub>n+1</sub> will not be enabled. Still further, the system continues to operate at the fast rate without communication with the newly added memory board 22<sub>n+1</sub>. Further, the system recognizes that the newly added memory board 22<sub>n+1</sub> has not been added, electrically, to the system for use by such system.

[0056] More particularly, referring to FIG. 10, in Step 100 the power is turned on. In Step 102 start-up is initiated. In Step 104 a determination is made as to whether there is a logic 00 condition on the speed select bus SPD\_SEL BUS (i.e., conductors 16, 18). If such logic 00n condition exists, an interrupt is sent to the processors (i.e., directors) on the director boards (Step 106) and a software error message is sent (Step 108).

[0057] On the other hand, if in Step 110, a logic 00 condition is not on the SPD\_SEL BUS a determination is made as to whether there is either a logic 10 or 11 condition on the SPD\_SEL BUS, Step 110. If not, the system is set to low speed and software enables the gates (i.e., ports) from/to the memory boards detected to be on the backplane, Step 112. On the other hand, if in Step 110 there is either a logic 10 or 11 condition on the SPD\_SEL BUS, the system is set to the high speed and software enables the gates (i.e., ports) from/to the memory boards detected to be on the backplane, Step 114. In both cases, i.e., Step 112 or Step 114, the system is up and running, Step 116.

[0058] While up and running, Step 116, if a change in value on the SPD\_SEL BUS is detected, as by insertion of an illegal memory board 22<sub>n+1</sub> (FIG. 9) Step 118, an interrupt is sent to the directors 24<sub>1</sub>-24<sub>M</sub>, Step 120; otherwise the system remains running, Step 116. If an interrupt is sent, Step 120, a determination is made as to whether there is a logic 00 condition on the SPD\_SEL BUS, Step 122. If a logic 00 condition is detected in Step 122, software sends an error message to the directors 24<sub>1</sub>-24<sub>M</sub>. In response to such error message, the decoders 54 will allow the SERDES sd1-sd7, which are coupled to the legal memory boards 22<sub>1</sub>-22<sub>n</sub> in FIG. 9 to remain operational. However, in response to the error message,

the directors 24<sub>1</sub>-24<sub>M</sub> with have the decoders 54 thereof disable the SERDES sd8 coupled to the newly inserted, albeit illegal memory board, here in this example in FIG. 9, the memory board 22<sub>n+1</sub>. Thus, in this example, SERDES sd8 of all director boards 24<sub>1</sub>-24<sub>M</sub> will be disabled via EN8 signal. Otherwise, if in Step 122 there is no 00 logic condition detected on the SPD\_SEL BUS in Step 122, a determination is made as to whether there is a logic 10 or 11 condition on the SPD\_SEL BUS, Step 124. If there is neither logic condition, the system is set to low speed and software enables the gates (i.e., ports) from/to the memory boards detected to be on the backplane, Step 126. On the other hand, if in Step 124 there is either a logic 10 or 11 condition on the SPD\_SEL BUS, the system is set to the high speed and software enables the gates (i.e., ports) from/to the memory boards detected to be on the backplane, Step 128. In both cases, i.e., Step 126 or Step 128, the system is up and running, Step 116.

[0059] It should be understood that while the examples presented above relate to memory boards, the backplane bus system also applies to director boards. Thus, for example, if a director board does not operate a particular speed, such information is also communicated by the backplane busses. For example, referring to FIG. 11, an example is given where all memory boards 22<sub>1</sub>-22<sub>n</sub> are able to operate at both the high speed and low speeds. Here, however, director board 24<sub>1</sub> can't run fast. Thus, director board has the NF connector thereof grounded. This thereby places a logic 10 condition on conductors 16, 18. Thus, all director boards 24<sub>1</sub>-24<sub>M</sub> will see an indication of logic 10 on the backplane bus and the decoders 54 of such director boards 24<sub>1</sub>-24<sub>M</sub> will select the slower clock rate for the SERDES sd1-sd8.

[0060] A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, while the system described above shows memory boards adapted to operate at the fastest compatible operating speed, the system may also be configured to enable director boards with NS and NF contacts appropriate connected to either ground or an open circuit to thereby produce logic on the backplane enabling the fastest operating rate compatible for the director boards and the memory boards. Further, as noted above, the performance characteristic may be, for